Investigation of the source-side injection characteristic of a dopant-segregated Schottky barrier metal-oxide-semiconductor field-effect-transistor
A unique characteristic of hot electron injection from the source side in a dopant-segregated Schottky barrier ͑DSSB͒ metal-oxide-semiconductor field-effect-transistor is investigated. A hot electron injection triggered by the sharp energy band bending near the source-side Schottky barrier is verified by the charge pumping method with numerical device simulations. With the aid of the charge pumping method, the lateral distribution of interface traps generated by injected hot electrons is analyzed. The results provide a guideline for the optimization of programming and erase operations in DSSB devices. © 2009 American Institute of Physics. ͓DOI: 10.1063/1.3200245͔
To overcome the limitations related to performance improvements in conventional flash memory, Schottky barrier-based flash memory ͑Schottky flash memory͒ has attracted attention due to its unique source-side injection characteristic 1 as well as its easy processing, shallow junction, and low source/drain external resistance compared to conventional p-n junction metal-oxide-semiconductor fieldeffect-transistors ͑MOSFETs͒. 2, 3 In the case of conventional flash memory, high gate and drain voltages are indispensable for attaining a sufficient electric field for the injection of hot electrons into a charge storage node. This is associated with a high level of power consumption, poor oxide reliability, and difficulty of bias optimization. In contrast, the sourceside injection characteristic provides a promising programming scheme for increasing the efficiency of injections without imposing any constraints on the optimization of the gate and drain voltages. 4 Recently, advancements have demonstrated low-voltage and high-speed operations in Schottky flash memory with a dopant-segregated Schottky barrier ͑DSSB͒. [5] [6] [7] As compared with conventional flash memory based on a p-n junction source/drain, DSSB flash memory is associated with abrupt energy band bending near the source-side region. This provides a high lateral electric field to generate sufficient source-side hot electrons, even at a low voltage. In addition, the source-side region experiences a high vertical field due to the high gate-to-source potential difference. As a result, hot electrons are injected into the source-side storage node rather than the drain-side storage node.
The primary analysis of the source-side injection characteristic was carried out by Uchida et al. 1 using an asymmetric n-type MOSFET having a CoSi 2 layer in place of n + source regions. At that time, it was confirmed that the gate current was changed due to the hot electrons generated at the sourceside CoSi 2 Schottky barrier. More intensive analysis was carried out by Kinoshita et al. 8 using a carrier injection velocity measurement technique to investigate the on-current enhancement of a DSSB MOSFET in addition to a reduction of the parasitic resistance. However, both works did not show the effect of the generated hot electrons as this would pertain to programming/erase operations for Schottky flash memory. In this work, a charge pumping method is introduced to approve the source-side injection characteristic in the DSSB MOSFETs. The charge pumping method provides a tool to profile the distribution of interface traps generated by hot electrons. Therefore, it can serve as a guideline for the optimization of programming/erase operations of Schottky flash memory and offers clearer insight into the intrinsic attributes of source-side injection characteristic. Figure 1͑a͒ shows a cross-sectional view of the fabricated device structure as well as the experimental setup for the charge pumping measurement. The devices used in this study were DSSB MOSFETs fabricated on fully depleted silicon on insulator ͑SOI͒ wafers with n + polycrystalline Si gates. The film thicknesses of the gate oxide, silicon film ͑body͒, and buried oxide were 10, 50, and 150 nm, respectively. For dopant-segregated Schottky junctions, arsenic was a͒ Author to whom correspondence should be addressed. Electronic mail: ykchoi@ee.kaist.ac.kr. implanted at a dose of 5 ϫ 10 15 / cm 2 with 5 keV of energy. Dopant-segregated source/drain junctions were then formed using nickel silicidation in a two-step rapid thermal process. 6, 7 The channel length and width were 2 and 5 m, respectively. Conventional MOSFETs with the same fabrication steps apart from the formation of a p-n junction were also fabricated as a control group.
To measure the charge pumping current ͑I cp ͒ in the SOI devices, the back gate was biased to sustain strong accumulation by V bg . Due to V bg , the surface potential of the back interface was decoupled from that of the front interface; hence, the measured value of I cp was associated only with the front interface. 9 To examine the range of surface potentials along the channel depth ͑x ch ͒, a numerical device simulation was done. 10 The results are shown in Fig. 1͑b͒ . These results show that the front-gate charge pumping pulse causes a negligible change in the surface potential in the back interface. This provides an explanation of why only the interface traps at the front interface contribute to the overall I cp value. In addition, the voltage waveforms at the gate and the drain ͑or source͒ terminal supplied by two pulse generators are illustrated in Fig. 1͑a͒ . The gate pulse ͑V fg ͒ has a fixed base level ͑V b ͒ and a variable high level ͑V h ͒. I cp was measured at the source ͑or drain͒ using a parameter analyzer. To probe the lateral extent of interface traps near the junction area, V db was adjusted to modulate the drain ͑or source͒ depletion width. It should be noted that V db , which is 180°out of phase with V fg , was applied to the junction. The drain voltage remained at 0 during the inversion ͑trap filling͒ cycle to keep the surface electric field constant, 11-13 so the junction bias was applied only during the accumulation ͑trap emission͒ cycle. In the experiments, square pulses were used with frequencies of 100 kHz, rise/fall times of 50 ns, and a V b value of Ϫ4 V.
The I cp value was measured with both the source and drain grounded before and after channel hot electron ͑CHE͒ stress for 600 s at V G = 8 V and V D = 4 V. The I cp versus V h characteristics for a conventional MOSFET are shown in Fig. 2͑a͒ . The main cause of the increment of I cp after the CHE stress was not the oxide charge but instead was the presence of CHE-induced interface traps, as an increase in dI cp / dV h without a shift along the V h axis implies that interface traps are generated without changing the oxide charge.
14 Therefore, only CHE-induced interface traps can be considered in this stress condition. In the case of a conventional MOSFET, it is well known that CHE-induced interface traps are generated near the drain junction. When a junction bias ͑V bias = 1.5 V͒ was applied into the drain terminal during the aforementioned charge pumping measurement, as shown in Fig. 2͑b͒ , the measured value of I cp returned to that of the prestressed case because the region damaged by the hot electrons could be excluded from the depletion region due to the drain-side junction bias. Hence, the effective channel, which excluded a portion of the damaged region, contributes to I cp ͓represented by blue circle in Fig. 2͑a͔͒ . In contrast, when the junction bias was applied to the source terminal, as shown in Fig. 2͑c͒ , only a slight change in the value of I cp was observed ͓represented by the red triangle in Fig. 2͑a͔͒ . The calculated depletion width by V bias in both cases, conventional MOSFET and DSSB MOSFET, was determined to be approximately 70 nm from numerical simulation ͑data not shown here͒. This indicates that the CHE-induced interface trap is indeed highly localized near the drain junction and that its location can be estimated clearly by this charge pumping scheme.
On the other hand, the DSSB MOSFET shows a contrasting tendency. When the junction bias was applied into the drain terminal after the CHE stress, a slight change of I cp was noted. However, the measured I cp value was greatly reduced due to the source-side junction bias, as shown in Fig.  3͑a͒ . This clearly shows that CHE is generated at the sourceside Schottky barrier and injected into the source-side gate oxide. An interesting phenomenon was also observed in that I cp was not fully recovered to that of the prestressed case. This finding is in contrast to the case of a conventional MOSFET in which I cp fully recovers to that of a prestressed case. Therefore, in the case of a DSSB MOSFET, the region damaged by CHE is longer than the depletion width and is not highly localized near the source junction. When stress time was reduced to 100 s, as shown in Fig. 4 , the depletion region at the source junction could eliminate the effect of CHE-induced interface traps. Thus, the value of I cp returned to its initial value.
This result is in good agreement with the previous work of Choi et al. 7 Their study reported the transfer characteristics of Schottky flash memory after CHE programming using a forward-reverse read scheme. Thus, it is concluded that a hot electron is injected into only the source side with a short programming time. However, for a long programming time, the number of captured electrons at the drain side is not negligible. Therefore, it is believed that the CHE injection probability at the center or the drain side of the channel cannot be negligible for a long stress time because CHE has a high carrier injection velocity from the source-side DSSB. 8 This point is important to determine the condition of programming/erase operations as well as the gate oxide reliability for Schottky flash memory. In contrast to conventional flash memory, injected electrons are not highly localized with the CHE programming scheme according to the programming time. Therefore, a proper erase scheme should be selected. The charge pumping method can provide a good technique for evaluating the source-side injection characteristic directly.
In summary, the source-side injection characteristic of DSSB MOSFET was investigated using a charge pumping method. From the I cp measurement results, the lateral profiles of the interface traps caused by hot electron injections were analyzed. In contrast to conventional flash memory, injected electrons were not highly localized in the source side with CHE programming. This was clarified by the I cp measurements. For an improvement of Schottky barrier-based flash memory, the source-side injection characteristic should be optimized further.
This research was supported by a grant ͑Grant No. 08K1401-00210͒ from the Center for Nanoscale Mechatronics and Manufacturing, one of the 21st Century Frontier Research Programs supported by the Korea Ministry of Education, Science and Technology ͑MEST͒ . FIG. 4 . ͑Color online͒ I cp vs V h curves measured before and after CHE stress for a DSSB MOSFET according to the stress time. In the case of a short stress time, the depletion region at the source junction eliminated the effect of CHE-induced interface traps, allowing I cp to return to its initial value.
